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Dynamic Stabilization of DC Microgrids with
Predictive Control of Point of Load Converters
Tomislav Dragičević, Senior Member, IEEE
Abstract—This paper investigates the possibility of deploying a
finite control set model predictive control (FCS-MPC) algorithm
for dynamic stabilization of a dc microgrid that supplies tightly
regulated point-of-load (POL) converters. Within their control
bandwidth, such converters behave as constant power loads
(CPLs), where the microgrid sees them as impedances with a
negative incremental resistance. Due to this characteristic, POL
converters have a destabilizing impact which may cause large
voltage oscillations or even a blackout of the whole microgrid.
This paper proposes an active damping method realized by
introducing a stabilization term in the cost function of the
FCS-MPC algorithm that is used for regulation of the POL
converter. This approach, on one hand, stabilizes a dc mi-
crogrid without implementing any additional active or passive
components, thus providing higher energy efficiency and better
cost-effectiveness than methods which rely on such components.
On the other hand, when compared to other approaches that
focus on dc link stabilization via POL converter control, the
proposed method has a significantly lower influence on the load
voltage regulation performance. These findings are confirmed
through comprehensive analytical investigation that shows how
the proposed stabilization term affects the input impedance of
the POL converter and the load voltage tracking performance.
This is followed by experimental validation, where an FCS-MPC
regulated UPS inverter was used as a particular CPL example.
Index Terms—Finite control set model predictive control (FCS-
MPC), constant power load (CPL), dc microgrid (MG), stability,
impedance analysis.
I. INTRODUCTION
CONTINUED development of power electronics technol-ogy has over the past several decades led to a situation
where a large part of electrical power today is processed
by power electronic converters. They are widely used in
renewable energy generation, electrical power transmission
and transportation, while the share of consumer electronics is
starting to dominate the total distribution grid loading [1]–[3].
Most of the electric power today is produced and distributed
in the alternating-current (ac) form. However, a common
characteristic of the vast majority of power converters used
in practical applications is that electricity appears in a direct-
current (dc) form at a certain stage of their power conversion
chains [4]. Therefore, in power electronic intensive systems
that may comprise many converters, the number of back and
forth ac-dc and dc-ac conversions can be significantly reduced
if converters use a common dc interface. In this way, not only
the efficiency and reliability of such systems can be improved,
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but also the integration of renewable and energy storage
systems can be simplified since many of these technologies are
inherently dc [5]. An additional benefit of dc systems is that
they are fairly simple to control as there are no synchronization
issues, reactive power flows and phase unbalances [6]. All
these benefits have recently led to a tremendous surge of
interest in dc distribution systems and microgrids [7].
The majority of end-users in dc microgrids are electronic
loads that employ point-of-load (POL) converters for power
conditioning and voltage regulation. Due to their active regu-
lation capability, such loads are able to extract steady power
even under varying voltage at the microgrid side, and are thus
commonly referred to as constant power loads (CPLs) [8]. An
interesting characteristic of a CPL is that its incremental input
impedance is negative. Thus, it tends to destabilize the system
to which it is connected.
This challenge has been known for a long time, and was
commonly analyzed using an impedance based approach,
which points out that the minor loop gain, i.e. the ratio between
the source and load impedances Zout and Zin, plays a key
role in determining the system’s stability [9]–[12]. Therefore,
by properly shaping either one or both of them, good and
stable performance can be ensured. In general, there are three
possible approaches to do this; passive or active damping of
Zout, and active damping of Zin. Damping of Zout requires
either an installation of additional passive components [13],
[14], or availability of actively controlled power electronic
converters at the source side [15]–[19]. However, additional
passive components increase the size of the system and cause
losses, while numerous industrial applications of dc microgrids
tend to use passive front-end converters [7]. In such appli-
cations, addition of active converters solely for stabilization
purposes is usually too costly to be justifiable.
On the other hand, only control effort is needed to shape
Zin and the aforementioned negative effects are avoided.
However, when a POL converter is regulated by cascaded
linear control loops and a pulse width modulator (PWM),
modification of Zin can only be done by reducing the loop
gain of the control system, which inevitably degrades the load
regulation performance [20]–[22]. An approach that can to
some extent reduce this problem was reported in [23]–[25],
where authors proposed to deploy the stabilization feedback
signal directly to the PWM. In this way, the stabilization
signal has less effect on other control loops, thus allowing
somewhat better trade-off between dc-link stability and load
dynamic performance. However, if these loops are avoided,
the converter can easily enter over-modulation or even get
tripped since the current limiting functionality is lost. What
is more, the converter’s bandwidth is in both cases limited by
the controller’s sampling rate that has a locked ratio to the
switching frequency. In particular, sampling frequency can be
either the same or double than the switching frequency (e.g.
see Section 2.2.3. in [26]).
Inspired by the shortcomings of the state-of-the-art dc
microgrid stabilization methods summarized above, this paper
takes a fundamentally different approach. Firstly, it proposes
to use finite control set model predictive control (FCS-MPC)
for the regulation of the POL converter. In clear contrast to
cascaded linear control loops and PWM, this method directly
manipulates the converter’s switches. More specifically, a
model of the converter is used to predict its future behavior
for all possible voltage vectors, where the one that minimizes
a certain cost function (CF) is applied to the converter at
every sampling step [27]. This means that the switching is
now not restricted to a predetermined switching pattern of
the PWM, but is flexibly adjusted to the operating conditions.
Therefore, the sampling rate can be significantly higher than
the average switching frequency, which allows much better
transient response and a similar steady-state performance com-
pared to linear control methods [28]. Furthermore, FCS-MPC
is characterized by extreme robustness to parameter variations.
For instance, robustness to more than 100 % control parameter
mismatch was showed in [28] for the POL converter, which
is a significant gain over linear control methods where control
parameters need to be carefully tuned to ensure stability
(see e.g. [29]). Finally, due to its CF based control, FCS-
MPC allows simple controllability of nonlinear systems, as
well as seamless integration of multiple control objectives
and constraints [30]. For all these reasons, FCS-MPC has in
recent years been applied to a wide range of power electronic
applications [31]–[35].
In this paper, a new CF for control of the POL converter
with embedded dc link stabilization term is proposed. Such
a CF ensures a stable dc microgrid, but also does not com-
promise the good load regulation performance nor the safe
operation of the converter. As it will be shown, this approach
automatically shapes Zin with respect to designed CF and
according to the system’s operating conditions in order to
fulfill the performance objectives. To this end, when there are
oscillations in the dc link, the stabilization term shapes Zin
to ensure the designated damping. On the other hand, when
the dc link is stabilized, the stabilization term has a minor
influence on the value of the CF and the ac voltage tracking
term plays a dominant role. Indeed, this capability of FCS-
MPC to flexibly balance the two conflicting control objectives
leads to significantly improved performance compared to the
state-of-the-art POL converter control methods.
The paper is organized as follows. In Section II, a generic
structure of a dc microgrid is described and it is shown how
such a structure can be represented by an impedance model
consisting of Zout and Zin. Then, some common stability
criteria that restricts the relation between these impedances are
discussed. Several conventional stabilization approaches that
are able to meet the respective criteria are presented in Section
III, where their advantages and drawbacks are also critically
assessed. This discussion leads to a motivation for using the
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Fig. 1. A typical dc microgrid architecture.
FCS-MPC in the POL converter control system. Basic FCS-
MPC principles and the proposed stabilization approach are
introduced in Section IV. Design guidelines for the weighting
factor of the stabilization term, as well as a detailed analyt-
ical investigation of its influence on the performance of the
system are presented in Section V. Section VI provides the
experimental verification using an UPS inverter that acts as a
CPL, while conclusions of the paper are given in Section VII.
II. SYSTEM DESCRIPTION
A broad class of modern grid-connected and autonomous
power distribution systems can be categorized as dc micro-
grids. Some examples include electric vehicles (EVs) and
EV charging stations, smart dc homes, future shipboard and
aircraft power systems, data centers, and others [7]. Fig.
1 shows a generic dc microgrid that illustrates the basic
structure, valid for all of these systems. It consists of one
or more power sources, a common dc bus, and a variety of
possible loads.
Sources, which are given in the section of the figure above
the common dc bus, can be active or passive. On the other
hand, the majority of end-users in the section below are
electronic loads that employ point-of-load (POL) converters
for power conditioning and voltage regulation. Such loads are
often referred to as CPLs since their consumed power, within
the bandwidth of the POL converter controller, is independent
from voltage variations in the dc microgrid. Constant power
behavior implies that the current drawn by the POL converter
will change in the direction opposite of the dc bus voltage, i.e.
rising voltage will result in a falling current and vice versa.
This leads to a phenomenon where the input impedance of
such a converter behaves as an incremental negative resistor,
which has a destabilizing effect on the system [8]. It is thus
worthwhile to investigate this effect in order to understand the
necessary conditions for stable operation of dc microgrids.
A. Impedance Model of a DC Microgrid
For the sake of understanding the stability of a dc microgrid,
one possibility is to construct the equivalent Thevenin circuit
of the system given in Fig. 1. In order to do this, the microgrid
can be split into two parts − a power supply part which
Zout
Zinvs vdc
+
-
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Fig. 2. Equivalent Thevenin circuit and a block diagram of a dc microgrid
with aggregated output impedance of the source side, Zout and aggregated
input impedance of the load side, Zin.
corresponds to the section of the figure above the common
dc bus, and a load part that corresponds to the section below.
As elaborated in [36], the overall power supply part can
then be represented by a single voltage source vs and an
output impedance Zout, whereas the effects of all loads can
be aggregated within a single input impedance Zin. A block
diagram of the Thevenin’s representation of the microgrid
is given in Fig. 2. The dynamics of such a system can be
described by the ratio Zout/Zin, which is commonly referred
to as the minor loop gain Tmlg [9]–[12]. The following relation
is valid:
vdc = vs ·
Zin
Zin + Zout
= vs ·
1
1 + Zout/Zin︸ ︷︷ ︸
Tmlg
. (1)
It can be immediately appreciated from (1) that Tmlg plays
a major role in stability. The following subsection describes
some criteria that Tmlg needs to fulfill to ensure the stability
and good dynamic response of the system.
B. Stability Criteria
Under the assumption that both Zout and Zin are linear,
the necessary condition for stability of (1) is that all the poles
of 1/(1 + Tmlg) are located in the left-half plane. This is
equivalent to saying that Tmlg satisfies the Nyquist stability
criterion. It should be noted that the latter stability criteria
formulation is more frequently used since it is more intuitive
and is also applicable to nonlinear systems under certain as-
sumptions. Namely, if a certain sinusoidal perturbation signal
that is applied to a nonlinear element always excites a sinusoid
at the same frequency in the output, then such an element can
be represented by its linear ”equivalent” frequency response,
which is also commonly called a describing function (DF) (see
chapter 5 in [37]). As a result, standard frequency domain
techniques can be used to assess the stability and stability
margins of the systems which comprise a nonlinear element
that can be represented by DF (e.g. as in chapter 18 of [38]).
Indeed, the DF method will turn out to be an essential tool
for characterizing the effects of nonlinear Zin on stability of
the system in Section V-A of this paper. For this purpose, the
DF of Zin will be measured using the standard methodology
discussed in e.g. [39].
It is important to notice that it is usually not enough only to
ensure the stability of the system, but also to have sufficient
stability margins. Numerous criteria have been proposed in
the literature that impose certain constraints on the magnitude
and phase of Tmlg in the frequency domain. These constraints
are defined by a so-called forbidden region for the polar plot
of Tmlg . If Tmlg is designed to meet any of these criteria,
the overall system is guaranteed to have stability margins
associated with the given forbidden region. A more detailed
discussion about these criteria can be found in the literature
(e.g in [6] and [36]).
The following section discusses a number of approaches
with which the fulfillment of stability criteria can be achieved.
Advantages and drawbacks of those methods are discussed,
resulting in the motivation to develop a new improved stabi-
lization strategy, which is described in detail in Section IV.
III. CONVENTIONAL STABILIZATION APPROACHES
It has been shown in the previous section that the mismatch
of impedances around a common bus is the root cause of
instability in dc microgrids. This situation can be avoided by
properly shaping these impedances to ensure that their ratio,
i.e. Tmlg , satisfies the Nyquist stability criterion as a necessary
condition. As discussed before, Tmlg could also be designed
to comply with some of the more strict criteria defined in
[6], [36] that can impose mandatory stability margins of the
system. In any case, there are three general ways of achieving
this, as described below.
A. Passive Damping of Zout
Passive damping is based either on increasing the capaci-
tance of the dc bus or on connecting additional resistor banks
in series and parallel with the capacitors and inductors. The
aim is to reduce the resonance peak of Zout and avoid its
interaction with Zin.
Increase of the dc link capacitance usually requires the
usage of electrolytic capacitors that, although cheaper, also
have a large volume and weight, and are inferior to small film
capacitors in terms of reliability and efficiency [40]. Therefore,
it is often advantageous to use film capacitors in industrial
applications that have stringent reliability requirements or
limitations in permissible footprint. On the other hand, the
addition of damping resistors is a very robust and effective
solution to achieve stabilization, but it introduces losses in the
system and hence reduces its energy efficiency [13], [14].
B. Active Damping of Zout
Another possibility to shape Zout is by actively controlling
the active-front end interface or power conditioning modules,
if they are available. These components are normally dc-dc
or ac-dc power electronic converters that have only a minor
negative impact on the total efficiency and can effectively
reduce the resonance peak of Zout. A proportional control of
active front-end was proposed in [16], [17], and a control of
power-conditioning module in [18]. Another research approach
is to actively regulate the voltage of a dc microgrid with
droop control strategy implemented in one or more active-front
ends [15], [19]. Compared to simple voltage regulators, droop
control provides additional damping effect and it also allows
power sharing between multiple converters at the same time.
It should be noted that droop has been first proposed to allow
adaptive voltage positioning functionality in microprocessor
power supplies [41]. This research has shown that with the
proper control design, droop regulation can completely flatten
the resonance peak in Zout and thus mitigate the instability
effects associated with CPLs.
C. Active Damping of Zin
The active-front end interface is not available in numerous
industrial applications of dc microgrids, in which only unidi-
rectional power flow is required. Examples are data centers,
electric vehicle charging stations and industrial multi-motor
drives [7]. In such applications, it is usually also not justifiable
to install costly power conditioning modules only for stabiliza-
tion purposes because they add to the total number of active
components in the system and thereby reduce the economic
prospects and reliability of the whole system. Therefore, a very
common scenario in practical applications is that the power
supply is a passive front-end rectifier with an LC filter [9]–
[12], [17], [42], [43].
An example of a passive front-end configuration is shown
in Fig. 3, where a two-level VSC feeding a stand-alone ac load
is supplied from a passive front-end interface. Here, Zout can
be calculated as follows:
Zout =
Rdc + sLdc
s2LdcCdc + sCdcRdc + 1
, (2)
where Ldc is the filter inductor, Cdc is the filter capacitor, and
Rdc is a resistance in series with the inductor. It can be seen
that such a configuration is the most unfavorable from the
stability point of view since Zout is the undamped impedance
of the LC filter.
To stabilize this system without adding any additional
components, active control of the POL converter that shapes
Zin can be adopted. One possibility to do that is by introducing
a stabilization feedback in the POL converter’s cascaded linear
control structure. However, this approach has two drawbacks.
Firstly, stabilization is not even possible if the resonance
frequency of Zout is higher than the bandwidth of the loop
where the stabilization signal is applied, which is a realistic
scenario when a small dc link capacitor is used. On the
other hand, even if the bandwidth is sufficient, stabilization
of the dc link can only be achieved by degrading the load
regulation dynamics [20]–[22]. The implementation of the
stabilization signals directly to the PWM has been proposed
to reduce this problem [23]–[25]. Yet, since the stabilization
signal is now fed after the current control and limiting loop,
the POL converter could easily enter over-modulation or even
get tripped under some transient conditions.
Finally, all of the Zin shaping strategies described above
are designed for the specific parameters of the system (i.e. the
resonant frequency of Zout is assumed to be known), so the
applicability to other system parameters and configurations is
not clear. In addition, the bandwidth of the POL converter is
in all these cases limited by the control sampling rate that
has a locked ratio to the switching frequency. Therefore, the
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Fig. 3. A constant power load (CPL) case study: Two-level VSC fed from a
dc link bus and supplying an ac load.
flexibility to balance different control objectives is restricted as
well, as evident from the trade-off between dc link dynamics
and load regulation performance that is a major drawback of
state-of-the art techniques.
IV. PROPOSED FCS-MPC BASED STABILIZATION
APPROACH
Motivated by the drawbacks of the state-of-the-art stabiliza-
tion approaches discussed in previous section and summarized
in Table I, a new methodology is introduced here as an alter-
native solution for regulating the POL converter. This method
should allow stable control of the dc link with negligible effect
on the load regulation performance, while simultaneously
operating the converter within the safe limits. Control of the
POL converter based on FCS-MPC methodology that leads to
this is proposed in the following.
A. FCS-MPC Operating Principle
Derivation of the converter model and design of the CF are
the two key steps required to realize the FCS-MPC controller.
Following the same approach as in [28], the VSC is modeled in
a stationary α-β reference frame. In that sense, all the generic
three-phase variables xa, xb and xc, are transformed into a
corresponding α-β frame by applying an amplitude-invariant
Clarke transformation T:
x̄ = xα + jxβ = T [xa xb xc]
′ (3)
where
T =
1
3
2 −1 −10 √3 −√3
1 1 1
 . (4)
The topology of the two level VSC, which is used in this
paper to emulate the CPL, is presented in Fig. 3. The three
gating signals Sa, Sb and Sc determine the voltage vector of
the converter.
Since there are three legs and each leg can be in two states,
the overall converter can be in one out of 23 = 8 voltage
vectors. The potential of the middle point of any inverter leg
with respect to the point N can be obtained by multiplying
vdc with the associated gating signal, as vaN = Sa ·vdc, vbN =
Sb ·vdc and vcN = Sc ·vdc. Only a part of these voltages reach
the output LC filter. To be more precise, there exists a common
mode voltage drop vnN that results in reduced voltage across
TABLE I
COMPARISON BETWEEN DIFFERENT STABILIZATION METHODS
Cost-effectiveness Energy efficiency Load performance
Passive damping of Zout [13],
[14]
Additional passive components are
needed
Reduced Not affected
Active damping of Zout [15]–
[19], [41]
Active-front end or additional ac-
tive components are needed
Slightly reduced Not affected
Active damping of Zin by sta-
bilization signals applied in the
control loops [20]–[22]
No additional active or passive
components are needed
Not affected If stabilization is possible, load dynamics are inevitably
reduced
Active damping of Zin by sta-
bilization signals applied di-
rectly to PWM [23]–[25]
No additional active or passive
components are needed
Not affected Dynamics are somewhat improved compared to approach
above, but the POL converter can enter over-modulation or
get tripped
Proposed FCS-MPC based ac-
tive damping of Zin
No additional active or passive
components are needed
Not affected Excellent dynamics and safe load operation
TABLE II
COMPLEX VOLTAGE VECTORS USED IN TWO-LEVEL THREE-PHASE VSC
Sa Sb Sc Voltage vector v̄i
0 0 0 v̄0 = 0
1 0 0 v̄1 = 23vdc
1 1 0 v̄2 = 13vdc + j
√
3
3
vdc
0 1 0 v̄3 = − 13vdc + j
√
3
3
vdc
0 1 1 v̄4 = − 23vdc
0 0 1 v̄5 = − 13vdc − j
√
3
3
vdc
1 0 1 v̄6 = 13vdc − j
√
3
3
vdc
1 1 1 v̄7 = 0
the filter. This voltage can be obtained by taking into account
the voltage balance in the system:
vnN =
vaN + vbN + vcN
3
. (5)
The voltages across the filter are then given as van = vaN −
vnN , vbn = vbN − vnN and vcn = vcN − vnN . Finally, the
Clarke transformation, given in (3)-(4), is applied to the filter
voltages for all possible gating signal combinations, to obtain
their expressions in the stationary α-β frame.
These voltage vectors, represented as v̄i, are summarized in
Table II. As mentioned before, they represent the 8 possible
voltage vectors that can be applied to the LC filter, which is
composed of inductance Lf with a series resistance Rf , and
a capacitance Cf . The differential equations that describe the
dynamics of the inductor current īf and capacitor voltage v̄f
are as follows:
Lf
dīf
dt
= v̄i − v̄f −Rf īf
Cf
dv̄f
dt
= īf − īo
(6)
where īo is the output current.
For convenience, (6) can be expressed in the state-space
form as:
d
dt
[
īf
v̄f
]
= A
[
īf
v̄f
]
+ B
[
v̄i
īo
]
(7)
where
A =
[
−RfLf −
1
Lf
1
Cf
0
]
(8)
and
B =
[
1
Lf
0
0 − 1Cf
]
. (9)
Apart from relations that describe the load filter side, dy-
namics are also present on the dc side, as shown in the Fig. 3.
Namely, the inductance Ldc in series with the resistance Rdc is
connected between the stiff voltage source vs, and the dc filter
capacitance Cdc. In this paper, only a differential equation
describing vdc is used for modeling of the dc link dynamics,
and the current idc, which flows through the inductor, is treated
as an external disturbance:
Cdc
dvdc
dt
= idc − ipol. (10)
The main reason for validity of representing the dc current as
a disturbance is a rather high value of dc inductor, as well as
the continuous nature of the dc source voltage and the dc link
voltage, which all make the change of dc inductor current
negligible during the sampling step of 25 µs. To this end,
this current can be assumed constant between the two inter-
sampling periods. In (10), ipol is the current flowing into the
UPS inverter. It can be synthesized from the filter currents and
the gating signals, as:
ipol = Saifa + Sbifb + Scifc. (11)
For consistency, (11) can also be represented using complex
variables, as follows:
ipol =
[
Sa Sb Sc
]
T−1
[
ifα
ifβ
]
. (12)
The equations above completely define the continuous state-
space model of a two-level three-phase VSC with dynamics
on both the ac and dc sides. The zero-order hold (ZOH)
discretization method is used to obtain Ad and Bd from (8)
and (9). This method ensures that the discrete-time model
coincides with the continuous model at the sampling instants
and is thus suitable for digital control implementation. The
discrete model on the ac side is as follows [28]:[
īf (k + 1)
v̄f (k + 1)
]
= Ad
[
īf (k)
v̄f (k)
]
+ Bd
[
v̄i(k)
īo(k)
]
(13)
 iii jvvv 
1v 

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(a) Possible voltage vectors of a two-level VSC
that correspond to Table II.
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(b) Model of the dc link and inverter filter LC stages using α
and β reference frames.
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Fig. 4. The operating principle of the FCS-MPC regulated two-level three-phase VSC with an LC filter that simultaneously controls ac and dc bus voltages.
On the other hand, the following approximation is used on
the dc side to estimate how much the dc link capacitor is
charged/discharged during each sample period:
vdc(k + 1) = vdc(k) +
1
Cdc
(
idc −
ipol,i + ipol,p
2
)
Ts. (14)
where ipol,i and ipol,f are the initial and final currents flowing
into the UPS inverter during the following time step, respec-
tively, and Ts is the sampling time. It should be noted that both
of these currents depend on the future voltage vector (the one
to be chosen), and hence need to be computed for all possible
states. When compared to equation (9) from [31], where only
the predicted current was taken into account, by doing the
averaging operation, (14) allows a better estimation of the
energy taken out of the dc link during each sampling time
and consequently a more accurate prediction of the capacitor
voltage.
Equations (13) and (14) are used to predict īf , v̄f and vdc
at the end of the next sampling instant. These predictions are
then fed to a CF, which determines the optimal actuation. Fig.
4 summarizes the overall representation of the POL converter
model, as well as the variables of interest to be controlled,
i.e. the load voltage and the dc link voltage. It is important to
notice that FCS-MPC methodology described above provides
excellent robustness to parameter variations, as empirically
proved in Sections VI and VII of [28]. Among other parame-
ters, variation of Lf in the control algortihm with more than
200% has been shown not to compromise the stability of the
system. On the other hand, the common ac inductor variations
of 10 to 20% have essentially a negligible influence on the
performance of the system. Following subsection proposes a
CF that is able to effectively regulate both ac and dc voltages
at the same time.
B. Stabilization via Cost Function
Evaluation of the CF is the final step of the FCS-MPC
algorithm which determines the actuation to be applied at the
TABLE III
PARAMETERS OF THE TEST SYSTEM USED IN SIMULATIONS AND
EXPERIMENTS
Supply side voltage vs = 300 V
LC-filter on the ac side Lf = 2.4 mH , Cf = 25 µF
LC-filter on the dc side Ldc = 5 mH , Cdc = 30 µF
Linear loads Rl= 33 Ω
Sampling time Ts = 25 µs
Turnaround time Tt ≈ 15 µsec
Load reference voltage vref = 207.85 V ph-ph, fref = 50 Hz
Derivative factor λder = 0.5
20 30 40 50 60 70
Time [ms]
260
270
280
290
300
310
320
330
340
v
d
c
 [
V
]
 Load connected
Detailed POL switching model
Ideal CPL model
Fig. 5. Comparison between the detailed model of the FCS-MPC regulated
VSC and an ideal CPL (i = Pl/vdc).
next sampling instant. The objective is to select the gating
signals Sa, Sb and Sc in such a way that the state variables
of interest track their references with minimal error. Each
combination of gating signals corresponds to a particular input
voltage vector v̄i = viα + jviβ , as indicated in Table II. The
conventional CF used for ac voltage regulation on the LC
filter is given as follows [44]:
gcon =
(
v∗fα − vfα
)2
+
(
v∗fβ − vfβ
)2
. (15)
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Fig. 6. Complete implementation of proposed stabilization approach.
In [28], it was shown that the steady-state performance can
be significantly improved by incorporating a term that tracks
the derivative of the voltage reference, as follows:
gder =
(
Cfωrefv
∗
fβ − ifα + ioα
)2
+
(
Cfωrefv
∗
fα + ifβ − ioβ
)2
.
(16)
where ωref = 2πfref is the angular frequency of the load
reference voltage. The respective term can be added to the
basic CF and balanced with a weighting factor λder. Moreover,
to achieve safe and efficient operation of the converter, the
current limiting term hlim, and switching penalization term
sw, are also introduced:
hlim =
{
0, if |̄if |≤ imax
∞, if |̄if |> imax
(17)
sw = |Sa(i+1)−Sa(i)|+|Sb(i+1)−Sb(i)|+|Sc(i+1)−Sc(i)|.
(18)
Finally, all the terms are integrated into a complete cost
function for the ac side voltage tracking [28].
gac = gcon + λdergder + hlim + λswsw
2. (19)
While (19) achieves excellent voltage regulation perfor-
mance on the ac side when a stiff dc link is used, it also
enforces the converter to behave as a CPL. As discussed
before, this may result in unstable performance of the system
if there is a resonance in the output impedance of the power
supply. To investigate this possibility, a simulation of a system
shown in Fig. 3 is performed using the parameters given in
Table III. Indeed, as shown in Fig. 5, the system becomes
unstable after connecting the load. This is not surprising
since the output impedance of the power supply, that can
be computed using (2), surpasses the input impedance of the
POL converter within its bandwidth, which is calculated as
Zin = −v2s/Pl. Here, Pl is the power of the load given as
Pl = 3v
2
ref/2Rl
1.
It is interesting to notice that if the full switching model of
the POL converter is replaced by Zin given above, there is
essentially no difference in the dynamic response, as shown
by comparing the red dashed and black lines in Fig. 5.
This indicates that the bandwidth of the POL converter is
much higher than the resonance frequency of Zout, which
will also be confirmed by measurements provided in the
following section. It can also be seen that dc link oscillations
1Shape of Zin in a wide frequency range is shown in Fig. 11 (a) that is
given in the next section.
Fig. 7. Response of vdc and vf for λdc = 0.1.
Fig. 8. Response of vdc and vf for λdc = 1.
are sustained, rather than building up. This phenomenon,
known as the limit-cycle in nonlinear control theory, can occur
in systems that have saturation in the loop [37]. Here, the
saturation is introduced by unidirectional power supply that
does not allow the feedback power and therefore limits the
current flowing through the dc inductor to only positive values.
For this reason, the dc current and voltage oscillations are
restricted to a constant magnitude. This phenomenon is well-
known and has also been reported in earlier publications that
deal with stabilization of dc microgrids [17].
A simple solution to the instability problem is proposed
here. In particular, (14) is firstly used to predict the propagation
of a dc voltage for every possible actuation. Then, the term
which penalizes the actuations that lead to deviations of the
dc link voltage from its steady value is introduced as follows:
gdc = (v
∗
dc − vdc)
2
. (20)
Finally, (20) is multiplied with a weighting factor λdc and
added to (19) in order to form a complete CF:
gprop = gcon + λdergder + hlim + λswsw
2 + λdcgdc. (21)
Fig. 6 presents the overall control approach in the system.
All the inputs to the FCS-MPC algorithm are shown. They
include the references, measurements, as well as fixed inputs
embedded into the code prior to execution. Also, the execution
order is indicated by direction of the arrows. Namely, the al-
gorithm first performs a delay compensation using the method
from [45]. Then it predicts īf , v̄f and vdc using (13) and (14),
and evaluates all predictions with the CF stated in (21). Lastly,
the voltage vector for which the CF has the minimal value, is
applied to the converter.
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Fig. 9. Function of λdc in relation to dc-link voltage tracking error.
Fig. 10. Response of vdc and vf for λdc set according to (22).
The capability of the proposed controller to stabilize the
system is tested for two arbitrary settings of λdc, namely
λdc = 0.1 and λdc = 1. The results for λdc = 0.1 are shown
in Fig. 7, while Fig. 8 shows them for λdc = 1. It can be
seen that the performance is not good when λdc is set too
low. In particular, the dc link exhibits high ringing that is also
replicated to the ac side response. On the other hand, when
λdc is set too high, as in Fig. 8, stabilization occurs much
faster, but the fundamental voltage amplitude on the ac side
significantly drops. Some design guidelines for adaptive λdc
settings that allow good trade-off between these performance
metrics are suggested next.
C. Adaptive Cost Function Design
As it has been shown in the previous section, a good load
performance is achieved with a low setting of λdc, while higher
λdc gain ensures better dc link dynamic response. To this end,
an adaptive calculation of λdc is proposed here in order to
capture the best features of the two. In particular, the following
function is chosen:
λdc = 0.1 · exp(|v∗dc − vdc|·
ln(10)
5
). (22)
where 0.1 is the value of λdc when there is no dc voltage error.
On the other hand, when there is a dc link voltage error, λdc
is adapted according to (22), eventually reaching the value of
1 when the voltage error becomes 5 V . This is achieved by
the factor ln(10)/5 = 0.4605 in the exponential term, where
factor 10 implies that λdc setting at error 5 V is ten times
higher than setting at zero voltage error. In addition, λdc is
limited to the value of 1 for errors higher than 5 V to avoid
unnecessary degradation of the load voltage during transients.
Fig. 9 shows λdc as a function of deviation of dc-link voltage
from the reference, while Fig. 10 shows the simulation result
that confirms that the objective is achieved. Namely, dc-link
is quickly stabilized after the step change in load, while the
voltage at the load side has excellent dynamic response and
negligible steady state amplitude deviation from the reference.
Following section provides a theoretical background that
justifies proposed adaptive law by investigating its effects on
Zin, as well as on dynamic and static performance of the load
voltage.
V. DESIGN AND THEORETICAL ANALYSIS OF THE
PROPOSED STABILIZATION METHOD
The effect of proposed CF (21) on the dc link stability and
the ac side voltage tracking performance is analyzed in this
section. Proper selection of the weighting coefficients plays
an instrumental role in achieving good performance. Detailed
analysis about design of λder was done in [28]. This term
is used to improve the steady-state performance of the load
voltage and has a negligible impact on dynamics of the system.
On the other hand, the focus here is on addressing the influence
of λdc, which gives weight to the proposed stabilization term.
A. DC-Link Stability
An FCS-MPC regulated POL converter is essentially a high-
bandwidth power processing system that can rapidly adjust
the voltage at the ac load side. Since the ac load voltage
determines the instantaneous power consumption of the POL
converter, by modifying it in accordance with the dc-link
voltage oscillations defined by the proposed stabilization term
in the cost function (CF), the system can be effectively
stabilized. To this end, the CF prefers to apply the switch
configurations that increase the POL power consumption if the
dc-link voltage is above its reference and vice versa. The net
effects are both the amplification and the phase shifting of ipol
at the dc link oscillation frequency compared to the case when
there is no stabilization term. Both effects become stronger by
increasing the value of λdc, as it will become apparent next.
To study the effects of proposed stabilization, measurements
of Zin from the full order nonlinear simulation model have
been performed, as commonly done by other researchers as
well (see e.g. [46]). As discussed in Section II-B, measurement
of frequency responses is a standard approach to study the
dynamic behavior of complex nonlinearities for which such
response is difficult to analytically calculate (e.g. see section
5.1.5. in [37]). Central to this approach is the concept of DF,
where measured Zin is used to approximate (or describe)
the nonlinearity, which is in our case FCS-MPC regulated
POL converter. Once Zin measurement are obtained, the
concepts of phase and gain margins can be used to assess the
stability margins of the nonlinear system (e.g. as explained
in section 18.1.4 of [38]). A well-known configuration for
Zin measurement has been used to perform the measurements
[39]. In particular, an ac voltage source was inserted between
the ideal dc source and the POL converter. The frequency
of the ac voltage source was then varied between 100 Hz
and 10 kHz in 48 logarithmically spaced discrete steps, while
its amplitude was kept constant at 10 V . Therefore, for each
setting of λdc, 48 simulations have been carried out. Finally,
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Fig. 11. Influence of λdc on input impedance of the POL converter.
for every frequency value, both the amplitude and phase of
Zin have been calculated.
After determining empirically Zin at 48 specific frequency
points, the corresponding minor loop gain Tmlg can be di-
rectly derived by dividing Zout (calculated analytically from
(2)), with Zin at each frequency point. The stability of the
system can then be assessed by checking if Tmlg fulfills
the Nyquist stability criterion, as explained in Section II-B.
A straightforward option to do that would be to draw the
polar plot of Tmlg. However, since Zout has limited fidelity
if calculated only at specific points, Zin and Zout are shown
separately, as seen in Fig. 11 for four different settings of λdc.
Moreover, an impedance plot provides more information about
the relationship between the two impedances than the loop
gain plot, while also allowing to inspect the phase margin of
the system. In the respective system, the phase margin directly
determines whether the Nyquist stability criterion is fulfilled
or not. Positive phase margin ensures that the -1 point is not
encircled and vice-versa. It should be noted that the impedance
and admittance plots have also been frequently used in other
prominent references to verify the Nyquist stability criterion
(e.g. see [9] and [23]).
To this end, it can be clearly seen from Fig. 11 how the
stabilization term affects the stability margins of the system.
In particular, when λdc = 0, Zin of the POL converter has a
pure negative impedance up to frequencies around 1 kHz, as
shown in Fig. 11 (a). Since the resonance frequency of Zout
is much lower than that (around 400 Hz), the system exhibits
a negative phase margin and is unstable, as also confirmed by
the simulation results. On the other hand, when λdc = 0.1,
both the magnitude and phase of Zin are shaped in a way to
make to the system stable, as shown in Fig. 11 (b). However,
the phase margin in this case is only around 15◦, which implies
that prolonged oscillations should be expected. This is again
confirmed by the simulation result from Fig. 7. When λdc = 1,
Fig. 11 (c) shows that Zin is shaped in a way that drastically
increases the phase margin (to around 60◦), so the dc bus is
stabilized much faster than in the previous case. However, such
a high λdc setting results in reduced amplitude of fundamental
voltage on the ac side, as also indicated in Fig. 8. The latter
problem can be solved by setting λdc in adaptive fashion. In
this case, Zin has essentially the same phase margin as when
λdc = 1, as shown in Fig. 11 (d). However, there is almost no
amplitude deviation on the ac side with adaptive λdc, which
is thus clearly the best setting overall.
It is important to notice that, as with most other nonlinear
elements, the frequency response of Zin is amplitude depen-
dent. The reason why Zin measurements have been taken here
for fixed perturbation voltage of 10 V is that it turned out that
higher amplitude provided higher stability margins. On the
other hand, lower amplitude caused negligible differences in
the margins, and it also turned out difficult to measure due
to a low signal to noise ratio. Therefore, the amplitude where
lowest stability margins could have been reliably measured
has been used. Indeed, this approach is also recommended
in standard control textbooks (see section 18.1.4 in [38]).
Following two sections investigate the effect of λdc on load
performance.
B. Load Dynamic Performance
Besides clarifying the influence of the stabilization term and
λdc setting on the dc link stability, it is of equal importance to
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Fig. 12. Frequency response of the load voltage reference tracking perfor-
mance.
investigate its effects on the load dynamic performance. For
this purpose, again a frequency sweep has been performed.
However, in this case the frequency of voltage reference has
been varied from 50 Hz to 2.5 kHz in 24 logarithmically
spaced discrete steps, while its amplitude was kept constant
at 120 V . Therefore, for each setting of λdc, 24 simulations
have been carried out. For every frequency value, both the
amplitude and phase of the load voltage has been measured
and its relationship to reference voltage has been calculated.
The benchmark case is the one where the dc link is stiff. Since
there is no resonance in Zout, the stabilization term is not
needed and the POL converter can freely operate as an ideal
CPL, which allows the best possible dynamic performance. For
other three cases, the same structure as in Fig. 3 was used and
the frequency response was captured for each of the remaining
three λdc settings, after the dc link was fully stabilized.
Fig. 12 shows the results of these measurements. It can be
seen that for λdc = 0.1, there is only a negligible difference
in load regulation performance compared to the benchmark,
both in terms of amplitude and phase tracking. However, as
seen in the previous section, this setting provides very low
phase margin in the dc link and is hence not suitable. On
the other hand, λdc = 1, although providing fast stabilization
of the dc bus, also deteriorates the load voltage steady state
performance. In particular, there is a noticeable drop in voltage
tracking at lower frequencies that can be seen in the zoomed
part of the plot. Finally, when λdc is set adaptively, there is
virtually no effect on the amplitude tracking at lower frequen-
cies, while only a small difference can be observed near the
crossover frequency. This indicates only small influence of
adaptive setting on dynamic voltage tracking performance and
virtually unaffected steady-state performance. The latter one
is further investigated in the following.
C. Load Steady-State Performance
The final step is to provide a quantitative measure of the
steady-state performance. For this reason, a parameter sweep
has been performed. In particular, λu has been swept from
0 to 10 in a step of 0.01 in order to capture the behavior
of the system under different average switching frequencies.
These sweeps have been done for four different values of λdc,
i.e. 0.1, 0.2, 0.5 and 1. In comparison, simulations have also
been carried out for the ideal dc link where λdc was set to
0. Therefore, 5000 simulations have been carried out in total
on a 24 core, 2.4 GHz processor, where sampling time of
each simulation was chosen as 1 µsec. The PC carried out all
simulations in approximately 15 minutes.
The results are shown in Fig. 13, where it can be seen
that the amplitude drop of the fundamental harmonic becomes
larger at higher λdc, while it also shows a tendency to drop
with a lower switching frequency (higher λu). Therefore, it is
advisable to set the stabilization coefficient as low as possible
while ensuring stability. As seen before, these two objectives
can be balanced by adaptive λdc. Finally, it should be noted
that the total harmonic distortion (THD) of the load voltage has
been captured from simulations. However, λdc has not proved
to have a noticeable influence on it. For that reason, THD has
not been shown here. Next section provides the experimental
verification of the proposed method.
VI. EXPERIMENTAL RESULTS
The FCS-MPC based dc microgrid stabilization strategy was
verified experimentally, where an 18 kW-rated test system, as
shown in Fig. 14, was built for that purpose. The power stage
comprises a Delta Elektronika SM 600-10 dc power supply, a
Semikron two-level three-phase VSC, an LC filter on the dc
side, a three phase LC filter on the ac side, and a linear load.
The experimental system corresponds to the structure given in
Fig. 3. It should be noted that the Semikron VSC by default
comprises electrolytic dc link capacitors. For the purpose of
this test, these capacitors have been disconnected, and replaced
by a film capacitor following the guidelines from the converter
manufacturer.
A. Implementation of the Algorithm
The control algorithm was implemented in the dSpace
MicroLabBox with DS1202 PowerPC DualCore 2 GHz pro-
cessor board and DS1302 I/O board. The achieved turn-
around time was around 15 µsec. It should be noted that the
majority of that time came from the A/D conversions, while
the algorithm itself took only around 2 µsec. In particular,
the dSPACE A/D converter samples at a rate of 1 MSPS.
Therefore, the time required for sampling of one channel
is approximately 1 µsec. As indicated in 6, the FCS-MPC
controller measures 11 variables (9 on the ac side, and 2 on the
dc side). Therefore, the total sampling time is around 1 µsec.
On the other hand, the exemplary industrial micro controller
TMS320F28377 samples at a rate of 3.5 MSPS and it would
thus do the A/D conversion in less than a third of that time,
while the algorithm execution time would not differ much.
Since the algorithm has synchronized sampling and switching
procedures, the computational delay of exactly Ts needed to
be compensated. As mentioned before, the method proposed
in [45] was used for that purpose. The overall parameters of
the test setup can be found in Table III.
B. Tests
Two sets of tests have been carried out to validate the
effectiveness of the proposed strategy for each of the three
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Fig. 13. Influence of weight settings λdc and λu from (21) on the average switching frequency and the amplitude of fundamental portion of the voltage.
Fig. 14. Photo of the experimental setup used for model predictive control.
representative λdc settings, i.e. λdc = 0.1, λdc = 1, and
adaptive λdc set in accordance with (19).
For the first test, the VSC has been first loaded with a
resistive load of 33 Ω and the stabilization term deactivated.
Behaving as an ideal CPL in the frequency range of the
resonance of the dc side LC filter, the VSC has expectedly
caused unstable oscillations of the dc link voltage. Fig. 15
(a) shows the moment of activating the stabilization term for
λdc = 0.1. As predicted by analytical analysis and simulation
results, this setting is able to stabilize the dc link, but phase
margin is low and significant ringing can be observed. On
the other hand, a higher weight setting λdc = 1 results in a
faster stabilization, but also deteriorates the voltage tracking
performance on the ac side, as seen in Fig. 15 (c). Finally, the
adaptive setting provides good performance in both metrics,
as it can be seen from Fig. 15 (e).
The second test verifies the performance of the system under
dynamic changes of the load on the ac side. In particular, Fig.
15 (b) shows the moment of sudden connection of another
33 Ω load in parallel with the first one for λdc = 0.1. In
accordance with the earlier analysis, a significant ringing can
be seen on the dc side. On the other hand, for λdc = 1, very
good dynamic performance on the dc link can be observed,
but there is a drop in the steady-state voltage drop on the ac
side. Finally, with adaptive setting, shown in Fig. 15 (f), both
performance metrics are excellent, as expected.
C. Comparison of Results to those Achieved in the State-of-
the-Art
It is important to notice that proposed strategy allows signif-
icantly better performance than state-of-the-art POL converter
based stabilization methods. One of the recent references in
the field, e.g. [22], can be used to prove the point. In particular,
the sampling/switching frequency of the POL converter is 20
kHz in [22], while the dc link filter is in the worst case Ldc
= 6 mH and Cdc = 60 µF . In clear contrast, the switching
frequency in this paper is less than 8 kHz while Ldc = 5
mH and Cdc = 30 µF . Therefore, not only does [22] make a
study on a POL converter with higher possible bandwidth, but
also on Zout with a much lower resonance peak. Nonetheless,
the control strategy in this paper significantly outperforms the
one in [22], as it can be immediately appreciated by comparing
Fig. 13 (c) from [22] with Fig. 15 (f) in this paper. Namely,
after the step load change here, the system reaches steady
state almost immediately and without ringing, while in [22],
it takes more than 40 ms to reach the steady state and ringing
is significant.
vf [250 V/div]
if [5 A/div]
vdc [100 V/div]
idc [5 A/div]
(a) Stabilization of the dc link with
λdc = 0.1.
if [5 A/div]
vdc [100 V/div]
idc [5 A/div]
vf [250 V/div]
(b) Step load change with λdc = 0.1.
vf [250 V/div] if [5 A/div]
vdc [100 V/div]
idc [5 A/div]
(c) Stabilization of the dc link with
λdc = 1.
if [5 A/div]
vf [250 V/div]
vdc [150 V/div]
idc [5 A/div]
(d) Step load change with λdc = 1.
vf [250 V/div] if [5 A/div]
vdc [100 V/div]
idc [5 A/div]
(e) Stabilization of the dc link with
λdc according to (22).
if [5 A/div]
vf [250 V/div]
vdc [150 V/div]
idc [5 A/div]
(f) Step load change with λdc accord-
ing to (22).
Fig. 15. Experimental validation of proposed control strategy.
D. Generalization Aspects
The stabilization approach proposed in this paper is appli-
cable in a more general dc microgrid setting where, instead
of the passive front-end, one or several active sources could
regulate the system with or without the droop characteristics.
As discussed in [13] (see equation 9.3 in section 9.2) for
voltage feedback control and in [41] for voltage feedback
with droop control, the resonance peak of Zout will in both
cases generally be significantly reduced compared to open loop
Zout. Therefore, the instability will less likely occur in the
first place. Nevertheless, the proposed stabilization could still
be useful. For instance, if stability margin of the system is not
sufficient even with active front end control (e.g. under heavy
CPL conditions or with improper design of active front-end
controller), proposed method can provide additional damping
and improve the performance. On the other hand, it could
also serve as a back up stabilization option in autonomous dc
microgrids, which cannot always guarantee the availability of
actively-regulated sources [19].
The practical applicability of proposed method in systems
where standard voltage feedback control in the active front-
end is used is straightforward because the active-front end
and POL converter can have the same reference for dc link
voltage. On the other hand, to be able to use it together
with droop-regulated sources, the proposed term has to be
somewhat modified. Namely, droop regulated sources adapt
the dc link voltage according to the load in order to ensure
proper current sharing between themselves [19]. Therefore, a
high-pass or band-pass filtered voltage measurement should be
deployed in order to capture only the oscillating phenomenon,
while v∗dc should be set to 0 instead of the value of vs.
VII. CONCLUSION
This paper has proposed a simple and intuitive method
that can solve the unstable dynamic interactions between a
CPL and a dc microgrid. In particular, a two-level FCS-MPC
regulated UPS inverter that feeds a linear three-phase load is
chosen as a demonstrative CPL example. By using a standard
CF dominated by the ac voltage reference tracking term, the
inverter achieves a stiff-voltage regulation on the ac side,
which makes it behave as an ideal CPL in the frequency
range of interest. By comparing the negative incremental input
impedance of the CPL and the output impedance of the LC
filter installed in a series with dc power supply, it is shown
that the instability phenomenon can be accurately predicted.
As a remedy to the instability phenomenon, an additional
term is introduced into the standard CF used in the UPS
inverter. It is based on monitoring the dc link capacitor voltage,
predicting its future propagation, and finally penalizing the
switching configurations that lead to unstable oscillations.
Since FCS-MPC controller operates with a sampling time of
25 µs while average switching frequency is below 8 kHz,
the algorithm has a lot of flexibility to balance the ac and
dc voltage tracking objectives. This results in a significantly
better trade-off between a stable dc link voltage and a load
regulation performance compared to the existing approaches.
The benefits of this strategy are verified both theoretically and
experimentally.
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